Re: [SI-LIST] : RE : LVDS Skew

About this list Date view Thread view Subject view Author view

From: Scott McMorrow ([email protected])
Date: Thu Aug 10 2000 - 13:49:12 PDT

[email protected] wrote:

> As I see it, there is no direct eye pattern correlation in system
> functionality (or malfunction) except on differential clock lines or in chips
> operating at (or above) the clock frequency. Perhaps someone can cite
> exceptions to this (perhaps ignorant) view.

Yes, to differential clock lines I would also add self-clocked (clock-encoded)

LVDS interfaces generally use a seperate differential clock for an
entire group of data circuits. There are certainly other differential interfaces
where the clock is encoded in and recovered from the data stream. In these
cases, each differential pair must be treated like a differential clock and have
enough skew control to keep the differential switch point well away from
the high and low signalling levels where noise can cause some terribly nasty
glitches to occur in receivers.

The data(only) differential pairs would not have to be skew controlled
when timing constraints are not a concern. Skew is a concern with clock and
clock encoded signals. With both edge clocking, it can cause some excessively
high jitter at the clock recovery circuit, too.



Scott McMorrow
Principal Engineer
SiQual, Signal Quality Engineering
18735 SW Boones Ferry Road
Tualatin, OR  97062-3090
(503) 885-1231

**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP. si-list archives are accessible at ****

About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:51:00 PST