From: Martyn Gaudion (Martyn.Gaudion@polar.co.uk)
Date: Wed May 17 2000 - 13:29:59 PDT
Can anyone help on the following subject? My customers
are in the PCB manufacturing industry and are increasingly
called to build differential striplines, however on fine line
boards it is very hard to make an exact match of the signal
This obviously has effects on cmrr, emc etc, but I cannot find
any documents that define how much mismatch is acceptable on
a differential pair.
National have a good app note on LVDS for example but when
matching is discussed it simply says good match is necessary.
This was easy on 7 or 8 mil line width, much less so at 3 to 4 mil.
Look forward to your input
**** To unsubscribe from si-list or si-list-digest: send e-mail to
firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:50:22 PST