Re: [SI-LIST] : Verilog lint?

From: Richard A. Schumacher ([email protected])
Date: Mon May 08 2000 - 08:29:15 PDT

• Next message: Doug McKean: "Re: [SI-LIST] : Trace Impedance Selection"
• Previous message: LaFlamme, Peter: "RE: [SI-LIST] : I/O Buffer Accuracy Handbook"
• In reply to: Jeff: "[SI-LIST] : Verilog lint?"

If you have not already done so, you should also post
to the newsgroup comp.lang.verilog .

 
> This may be the wrong list to post this to,
> but I haven't found anything better.
> If this post is out of line please redirect me.
>
> I recently attend a talk by Harry Foster on
> verifiable RTL design.
> Harry suggest using a subset of the verilog language
> to make RTL design more verifiable.
> The idea is similar to synthesis, where only a
> subset of the language is synthesizable.
> He inspired me to look for an extensible "lint"
> program for verilog.
> So what I am looking for is something similar to
> Verilint but in the Free/shareware category.
> Does anybody know of such a thing?
>
> Jeff
>

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

• Next message: Doug McKean: "Re: [SI-LIST] : Trace Impedance Selection"
• Previous message: LaFlamme, Peter: "RE: [SI-LIST] : I/O Buffer Accuracy Handbook"
• In reply to: Jeff: "[SI-LIST] : Verilog lint?"

This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:50:13 PST