[SI-LIST] : Verilog lint?

About this list Date view Thread view Subject view Author view

From: Jeff (jeffd323@yahoo.com)
Date: Sun May 07 2000 - 23:42:36 PDT


This may be the wrong list to post this to,
but I haven't found anything better.
If this post is out of line please redirect me.

I recently attend a talk by Harry Foster on
verifiable RTL design.
Harry suggest using a subset of the verilog language
to make RTL design more verifiable.
The idea is similar to synthesis, where only a
subset of the language is synthesizable.
He inspired me to look for an extensible "lint"
program for verilog.
So what I am looking for is something similar to
Verilint but in the Free/shareware category.
Does anybody know of such a thing?

Jeff

__________________________________________________
Do You Yahoo!?
Send instant messages & get email alerts with Yahoo! Messenger.
http://im.yahoo.com/

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Wed Nov 22 2000 - 10:50:13 PST