From: Yehuda D. Yizraeli ([email protected])
Date: Sun Mar 26 2000 - 07:40:05 PST
Hi SI/Board experts,
We are designing a load board for a chip which contain a DAC and PLL on a
SOC. We were told that "...... its best for your analog to connect all
ground to one plane rather of having long GND traces on the board since the
long traces will make these signals noisy due to the aerial effect....."
Since its opposite to the theories I know of, and the data is from board
designers (might be they are not well experienced in shielding these
signals), I would like to hear others' opinion.
Any experienced based answer with/without pointers to articles will be
blessed with THANKS!!!
regards, yehuda
-------------------------------------------------------------------
Yehuda D. Yizraeli
Zoran Microelectronics Ltd. E-mail : [email protected]
Advanced Technology Center Direct Tel: 972-4-85-45-795
P.O.B. 2495, Haifa 31204, Operator : 972-4-85-45-777
ISRAEL Cellular : 972-52-556-335
http://www.zoran.com Fax : 972-4-8-551-550
-------------------------------------------------------------------
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
Problems are only opportunities in work clothes.
-- Henry J. Kaiser
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:55 PDT