[SI-LIST] : Catching the Corners: chain of synchronizing registers

About this list Date view Thread view Subject view Author view

From: Shayle Hirschman (shayle@mho.net)
Date: Sat Mar 18 2000 - 07:31:03 PST


Dr. Johnson writes:

"Sometimes we use a chain of synchronizing registers when sampling and
asynchronous signal. In a chain of synchronizers, things work a little
differently. The metastable resolution delay at the output of the first
 flip-flop in the chain causes a problem ONLY if it hits RIGHT ON
TOP of the actual metastable sampling window for the second flip-
flop. Since this second window is extremely narrow (much narrower
than the worst-case published specifications for setup and hold times),
your MTBF calculations benefit not only from the amount of resolution
time T made available by each stage, but also from the width of the
resolution windows. In mathematical terms, the output transition from th
 first stage has to hit between T and T+dT, where dT is the window width
of the second stage, in order to cause an error. This effect renders a
two-stage (or three-stage) sampler running at rate R almost as
effective as a single-stage sampler using a slower clock of R/2 (or
R/3)."

My question is regarding how to determine the clock frequency with two or
more successive flip-flops.

By just using one, the clock period is the traditional tCO + tSU +
tPATH_DELAY + tMETA_RESOLUTION_TIME, where the tMETA_RESOLUTION_TIME is
selected from a statistical table based upon the acceptable mean time
between failures.

Now, with two or more synchronizing FF's, as you state, the clock frequency
is greatly reduced. I assume it cannot be reduced all the way to the point
of no additional time for metastate resolution.

As usual, given the minimum required mean time between failures traded off
against the minimum design frequency, how is this increased frequency now
calculated using two or more FF's?

Thank you in advance.

Shayle

*************************************************************
Shayle I. Hirschman, Senior Engineer
Managing Director
Digital Design Solutions
http://www.digital-designs.com
shayle@mho.net
Phone 901/759-1802 Fax 901/759-2324

**** To unsubscribe from si-list or si-list-digest: send e-mail to majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:45 PDT