From: sweir ([email protected])
Date: Wed Mar 08 2000 - 20:55:23 PST
You need to stay in the CM range of the receiver. As the operating point
moves to the limits of the CM range the timing deteriorates. Somewhere
outside the published CM range the receiver does not function.
At 06:41 PM 3/8/00 -0800, you wrote:
>My question is about LVDS logic with Voh = 1.4V and Vol = 1.0V
>driving the PCML receiver. The problem is that the common mode voltage
>input range of the PCML receiver should not be less than 1.3 V (and not more
>I really would like to terminate the differential transmission line with 100
>Ohm line-to-line resistor only.
>In that case I am out of the PCML common mode input range by 0.1 V.
>We HSPICEd this circuit and the simulator showed that even the common mode
>input voltage of 0.8 V would not be a problem.
>So, my question is, are there any hidden problems (reliability etc.) with
>differential driver-receiver logic selection that
>I am not aware of?
>Thank you in advance,
>Cyras Systems, Inc.
>**** To unsubscribe from si-list or si-list-digest: send e-mail to
>[email protected] In the BODY of message put: UNSUBSCRIBE
>si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
>si-list archives are accessible at http://www.qsl.net/wb6tpu
**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:30 PDT