From: sweir (email@example.com)
Date: Mon Feb 21 2000 - 17:09:13 PST
If you need Sig5 for LVDS, get the PECL clocks out of Sig6. Also, do you
have a substantial number or single-ended signals? If so, you need to take
proper care to avoid crosstalk between those and the LVDS signals as well.
Will the PECL clocks fit on signal bottom? If so, then I suggest the
following as a symmetric stack-up that will reduce your crosstalk problems
between the PECL clocks and LVDS:
Signal Bottom -Pecl clocks
At 11:23 AM 2/21/00 -0800, you wrote:
>I'm listening to this list for some time now and I would like to ask your
>opinion on a stack-up I'm working on.
> It is a board with 4x64 pairs of LVDS signals, 77.76 MHz clock, high
> I came up with a 14 layers that looks like that:
>Signal top fanout, some analog power
>Sig6 PECL clocks
>Signal bottom fanout
> I'll be using 1.6 mil core for my high speed cap.
> I would gladly use less layers, but I'm being forced by the HS3
> I would really appreciate your opinion.
>**** To unsubscribe from si-list or si-list-digest: send e-mail to
>firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE
>si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
>si-list archives are accessible at http://www.qsl.net/wb6tpu
**** To unsubscribe from si-list or si-list-digest: send e-mail to email@example.com. In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:08 PDT