From: Iulian Ungureanu ([email protected])
Date: Mon Feb 21 2000 - 11:23:09 PST
I'm listening to this list for some time now and I would like to ask your
opinion on a stack-up I'm working on.
It is a board with 4x64 pairs of LVDS signals, 77.76 MHz clock, high
I came up with a 14 layers that looks like that:
Signal top fanout, some analog power
Sig6 PECL clocks
Signal bottom fanout
I'll be using 1.6 mil core for my high speed cap.
I would gladly use less layers, but I'm being forced by the HS3
I would really appreciate your opinion.
**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:07 PDT