RE: [SI-LIST] : monotonic signals at SDRAM-, SSRAM- and FEPROM-a dress inputs

About this list Date view Thread view Subject view Author view

From: Peterson, James F (FL51) ([email protected])
Date: Mon Feb 14 2000 - 08:11:03 PST


Regarding non-monotonic edges on SDRAM :
I have also heard that SDRAMs are very sensitive to this problem. I don't
think the responses so far have completely explained why a non-monotonic
edge on an address line can cause a problem in synchronous memory.
Does anyone have a good explanation for why this occurs?
thanks,
Jim
Jim Peterson
[email protected]
Honeywell, Space Systems Division, M/S 934-5
13350 US 19 N., Clearwater, FL, 34624
727-539-2719

-----Original Message-----
From: Netzler Dirk [mailto:[email protected]]
Sent: Friday, February 11, 2000 2:02 AM
To: '[email protected]'
Subject: [SI-LIST] : montonic signals at SDRAM-, SSRAM- and
FEPROM-adress inputs

Hello All,

every time I have to design memory buses I wonder wether signals at adress
inputs
of synchronous memory chips (SDRAM, SSRAM) ) must have monotonic edges or
not.
If yes, can anybody give me an explanation for that ?

And what's about FEPROMs ? Okay, the control signals (e.g. WE,OE) need to be
monotonic.
But what's about the adress inputs ? Should they be monotonic, too ? I don't
find reasons for that.

What are your experiences ?

Best regards

Dirk Netzler
Siemens AG

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE si-list
or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

**** To unsubscribe from si-list or si-list-digest: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:35:04 PDT