[SI-LIST] : EMC techniques on 2-layer board

From: Wang Lin ([email protected])
Date: Thu Feb 03 2000 - 21:33:55 PST

• Next message: John Phillips: "RE: [SI-LIST] : High-Speed Materials {[DC] & SI-List}"
• Previous message: [email protected]: "Re: [SI-LIST] : Coplanar Transmission Line"
• Next in thread: John Howard: "Re: [SI-LIST] : EMC techniques on 2-layer board"
• Reply: John Howard: "Re: [SI-LIST] : EMC techniques on 2-layer board"
• Maybe reply: [email protected]: "Re: [SI-LIST] : EMC techniques on 2-layer board"

Hi, all

I'm doing radiated emission simulations for a 2-layer board. A complete
ground plane is not possible here because there're quite many traces on
this board. The rise time of the signal is 3ns, frequency is 5MHz. The
crystal is 16MHz. The intention of using 2-layer instead of 4-layer is
for saving cost. Current simulation results based on the inatial layout
show that the radiated emission has already exceeded the standard.

Can someone suggest if realizing such a board using 2-layer is possible
or not? If yes, any advice on how to layout the board, considerations
for matching, bypassing, or any other possible problems?

Thanks.

Wang Lin
Institute of High Performance Computing
Singapore

**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

• Next message: John Phillips: "RE: [SI-LIST] : High-Speed Materials {[DC] & SI-List}"
• Previous message: [email protected]: "Re: [SI-LIST] : Coplanar Transmission Line"
• Next in thread: John Howard: "Re: [SI-LIST] : EMC techniques on 2-layer board"
• Reply: John Howard: "Re: [SI-LIST] : EMC techniques on 2-layer board"
• Maybe reply: [email protected]: "Re: [SI-LIST] : EMC techniques on 2-layer board"

This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:34:57 PDT