From: Johns Daniel (firstname.lastname@example.org)
Date: Fri Jan 21 2000 - 10:48:24 PST
This might be a dumb question -- I am just a computer engineer who is forced
out of necessity to deal with issues such as stackup!
In general, for SI considerations, why isn't the following a better stackup?
pwr (5V, except for 12V/48V in one corner)
Does it not seem like a hypothetical example?! ;~)
> -----Original Message-----
> I presently have an 8 layer board as follows:
> sig top
> internal 1
> internal 2
> sig bottom
Johns Daniel, Sr. Engineer email@example.com
(937) 429-9008 x365 Fax (937) 429-9461
Systran Federal Corp 4027 Colonel Glenn Highway
Suite 210 Dayton, OH 45431-1672, USA
**** To unsubscribe from si-list: send e-mail to firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:34:47 PDT