From: Abe Riazi ([email protected])
Date: Wed Jan 05 2000 - 10:27:01 PST
I have seen the 0.8, 2.0 V threshold problem in models that the
vendor had clearly indicated for PCI Bus simulation at 33 MHz/66MHz, 3.3
V signaling. However, the example that I used in my post belonged to a
model obtained from the internet. I was led to think that this model
is suitable for 3.3 signaling from the following section of the model:
Notes] The following information corresponds to the 3.3 volt
80960RN processor in the 540 Lead PLGA package.
However, it is quite possible that this particular example should be
regarded as a 5V compatible 3.3 V model as you had mentioned.
>From: Ingraham, Andrew[SMTP:[email protected]]
>Sent: Wednesday, January 05, 2000 6:18 AM
>To: '[email protected]'
>Subject: RE: [SI-LIST] : Input switching threshold & CPCI
>>Some behavioral models contain the 0.8, 2.0 V
>>thresholds when inapplicable. A good example is the case of an IBIS
>>model designed for 3.3 V PCI simulation. I have attached below the
>>section of such example which includes the threshold voltages:
>I have seen plenty of dumb errors exactly like this in behavioral models.
>Never trust 'em.
>However, are you certain this model is for a part with 3.3V signaling
>levels? It's possible that this part is designed for "5V" switching levels
>but is powered by 3.3V (has 5V-compatible 3.3V outputs and 5V-tolerant
>inputs). The "VCC5REF" node is suspicious ... what would this be for in a
>3.3V PCI signaling environment?
>**** To unsubscribe from si-list: send e-mail to [email protected]
>In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP.
>si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list
**** To unsubscribe from si-list: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list
This archive was generated by hypermail 2b29 : Thu Apr 20 2000 - 11:34:26 PDT