[SI-LIST] : Transient impedance

About this list Date view Thread view Subject view Author view

From: Sandy Taylor ([email protected])
Date: Tue Nov 16 1999 - 09:58:24 PST

> I'm curious about "smooth break as make" technology. Any earlier papers
> to look at, or will all be revealed in February in SF?
> Regards,
> Chris Rode

Hi Chris

When I was at Sun we designed several IO circuits to help push up
the off chip bandwidth. There will be a paper presented in Feb by
Sai Vishwanthaiah (Sun Microsystems) on the subject, including some
schematics and block diagrams. I do not want to take away from
his presentation, but here are some thoughts on how to tackle the problem.

Once you have slew rate control in place on both turn on and turn off
of the pull up and pull down circuits (not just fets!), then it is just a matter
of timing the turn on and turn offs so that as one is turning on the other is
turning off. The desired external slew rate is about an order of magnitude
slower than the internal delays, so there is quite a bit of time to manage the

The down side of including active analog circuits in the IOs is that you waste
a small amount of power, but this is a very reasonable trade off for the
performance gain.

There is patent information available on controlling the impedance over PVT:
which includes references to other impedance control circuits.
Go to the IBM patent search engine:
and search for "slew rate control" and you will get lots of ideas.

Sandy Taylor
CMOS Solutions

**** To unsubscribe from si-list: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****

About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Tue Feb 29 2000 - 11:39:50 PST