Re: [SI-LIST] : si-list test

About this list Date view Thread view Subject view Author view

From: Mike Mayer ([email protected])
Date: Wed Dec 01 1999 - 13:51:36 PST

>>>>> "Franck" == Franck Thierry <[email protected]> writes:

> Gentlemen, I have a basic question regarding SI. We're beginning
> to control the impedance on our boards (due to the increase of
> the clock frequency), but I have the following question: How do
> you define the impedance ? It's not clear for me today where
> this value is coming from. PCB designer said the IC vendors
> shoud give me this information, IC vendors say to use a SI
> software and to work with PCB designer, but I have to say I'm
> lost in this. Maybe one of you could help me on that ?

The impedance of a trace on your board is a function of the physical
geometries of the trace and the properties of the board
materials. Primarily it is the width and height above a plane for
microstrips and the width and plane separation for striplines. There
are application notes around that talk about it. For instance:

If you are using TTL or CMOS devices with rise times on the order of
1nS or less (most modern parts) then you need all of the things people
have told you -- the IC vendors give you models of their I/O buffers,
and the SI software lets you simulate with the models. I would brush
up on high speed design by looking into ssome of the more popular
books on the subject. For instance:

If you can find the archives to this list there have been many threads
on books.

Mike Mayer                               Artesyn Communication Products, Inc
Senior Hardware Design Engineer          Madison, WI
[email protected]      

**** To unsubscribe from si-list: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at ****

About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Tue Feb 29 2000 - 11:39:03 PST