Does somebody know how to estimate the total layers needed or trace's spacing
and width based on the number of interconnection and
,surface mount device or DIP components, and board dimension?
Thank you for helps in advance.
CAE Engineer @ Arima Computer Corp.
**** To unsubscribe from si-list: send e-mail to firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****