Re: [SI-LIST] : Substrate modeling

R.S.Krishnan (rsk@cypress.com)
Thu, 19 Nov 1998 14:45:53 +0531

Steve,

Thanks for your quick response. I shall try to locate
these works when I get the time.
Since I dont have time, a simplistic model would do.
For eg. I remember seeing an empirical model some time back
that used R-C where the RC product is determined
experimentally (say 150-200pS). Then it described ways of
choosing R and C values to meet this time constant.

I dont exactly remember the details of this paper.
Either this or any other simplistic model would do great for me.

Best regards
Krishnan

Steve Corey wrote:
>
> Krishnan:
>
> Depending on your level of desired accuracy, the problem varies from simple to complex. If you have time :), on the academic side there have been two significant bodies of work in this area, one by Wemple and Yang, one by
> Verghese and Allstot, both around the time frame of 1992-1995. Verghese's dissertation was also published in hardcover by Kluwer. However, to my knowledge, neither has been developed into an industry tool. The gist of each was
> to model uniformly doped silicon as a resistive mesh, reverse-biased pn junctions as capacitive surfaces.
>
> I do know that Avant! has developed a tool (Star-Crunch?) for reducing the large RC netlists resulting from either approach prior to simulation. Another company marketed a tool called "SI-Crunch" (spelling may vary) to perform
> similar operations.
>
> Hope this helps...
>
> -- Steve
>
> -------------------------------------------
> Steven D. Corey, Ph.D.
> Time Domain Analysis Systems, Inc.
> "The Interconnect Modeling Company."
> http://www.tdasystems.com
>
> email: steve@tdasystems.com
> phone/fax: (206) 527-1849
> -------------------------------------------
>
> R.S.Krishnan wrote:
>
> > Hi,
> >
> > I have a Clock chip design that has some Clock outputs on
> > its VSS pin(s) and the rest of the outputs on a different VSS pin(s).
> >
> > On Silicon, we have observed that there exists interaction between
> > these sets of outputs. The VDD of the outputs are separate too.
> > The two sets of VSS pins are not connected on chip (except through
> > the psubstrate). I would like to know how to model this substrate
> > connection between the two VSS.
> >
> > Thanks
> > Krishnan
> >
> > **** To unsubscribe from si-list: send e-mail to majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at

**** To unsubscribe from si-list: send e-mail to majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****