[SI-LIST] : Substrate modeling

R.S.Krishnan ([email protected])
Thu, 19 Nov 1998 12:21:04 +0531


I have a Clock chip design that has some Clock outputs on
its VSS pin(s) and the rest of the outputs on a different VSS pin(s).

On Silicon, we have observed that there exists interaction between
these sets of outputs. The VDD of the outputs are separate too.
The two sets of VSS pins are not connected on chip (except through
the psubstrate). I would like to know how to model this substrate
connection between the two VSS.


**** To unsubscribe from si-list: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****