[SI-LIST] : query

• Messages sorted by: [ date ][ thread ][ subject ][ author ]
• Next message: Weston Beal: "Re: [SI-LIST] : Clock skew"
• Previous message: Cary Mandel: "[SI-LIST] : Open position - Viewlogic Europe"
• Next in thread: Savithri: "Re: [SI-LIST] : query"

Hi,
I want to know some of the methodolgies and tools used for high speed
(1Ghz) IC design. At this speed transmission line effects become dominant.
Are there recommended simulation strategies that are specific to high speed
IC design.We plan to use spice with annotated RC's.

Also I am interested in high speed BISt for these circuits if there are
published articles/papers on this.

Thanks for the help,
Savithri

**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****

• Next message: Weston Beal: "Re: [SI-LIST] : Clock skew"
• Previous message: Cary Mandel: "[SI-LIST] : Open position - Viewlogic Europe"
• Next in thread: Savithri: "Re: [SI-LIST] : query"