[SI-LIST] : timing design tool

Poulet P. ([email protected])
Thu, 27 Aug 1998 09:47:56 -0700

Messages sorted by: [ date ][ thread ][ subject ][ author ]
Next message: Joe Cahill: "Re: [SI-LIST] : overshoot"
Previous message: Dima Smolyansky: "Re: [SI-LIST] : TDR analysis"

We are in the market for a timing design tool to specify, analyze and
document digital circuits. Platform W95. Toll of reference
TimingDesigner from Chronology.
Any info greatly appreciated.

-- Philippe Poulet Hardware Engineer RICOH Corp 3001 Orchard Pkwy San Jose CA95134-2088

**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****

Next message: Joe Cahill: "Re: [SI-LIST] : overshoot"
Previous message: Dima Smolyansky: "Re: [SI-LIST] : TDR analysis"