[SI-LIST] : Decoupling:routing

DFONTANE ([email protected])
Mon, 27 Apr 1998 09:47:41 -0400

Messages sorted by: [ date ][ thread ][ subject ][ author ]
Next message: Ravinder Ajmani: "Re: [SI-LIST] : Decoupling:routing"
Previous message: Yee Pak Hong: "[SI-LIST] : Extraction of mutual inductance and mutual capacitance from VNA"

I have been looking at several PWB designs and have noticed that the
decoupling capacitors are placed near the power pins of the IC's.
However, the caps are not routed directly to the power pins. The
decoupling caps have a via connection to the power plane or ground
plane.

Is there anything wrong with this?

My assumption is that the caps are placed near the component and are
then routed directly to the power pins of the component on the top
layer.

David Fontanez
[email protected]

Next message: Ravinder Ajmani: "Re: [SI-LIST] : Decoupling:routing"
Previous message: Yee Pak Hong: "[SI-LIST] : Extraction of mutual inductance and mutual capacitance from VNA"