Re: [SI-LIST] : About multilayer Board

Bob Techentin ([email protected])
Tue, 9 Dec 1997 16:04:59 -0600

Messages sorted by: [ date ][ thread ][ subject ][ author ]
Next message: Arpad Muranyi: "Re[2]: [SI-LIST] : Does solder mask reduce trace impedance ?"
Previous message: Ravinder Ajmani: "RE: [SI-LIST] : Does solder mask reduce trace impedance ?"
Maybe in reply to: Takashi Yanagimoto: "[SI-LIST] : About multilayer Board"

> Does anyone help on the effect of EMI suppression owing to the
> difference of copper thickness which is located on the inner layer of
> multi_layer board ?
> (This layer is used for GROUND or POWER plane.)

I assume that you have measured something that you did not expect. We
have been working on theoretical analysis of power and ground plane
behavior. What kind of field distribution have you observed?

Can you describe your structure? What geometries and materials are
involved? Are there holes or cuts in the planes? What kind of
distortion in the field distribution do the apertures cause?

Thanks,
Bob

-- 
Bob Techentin                                  [email protected]
Mayo Foundation                                           (507) 284-2702
Rochester MN, 55905 USA   http://www.mayo.edu/sppdg/sppdg_home_page.html

Next message: Arpad Muranyi: "Re[2]: [SI-LIST] : Does solder mask reduce trace impedance ?"
Previous message: Ravinder Ajmani: "RE: [SI-LIST] : Does solder mask reduce trace impedance ?"
Maybe in reply to: Takashi Yanagimoto: "[SI-LIST] : About multilayer Board"