Re: [SI-LIST] : Modeling connector pin vias

Tat Hin Tan ([email protected])
Wed, 05 Nov 97 10:48:00 PST

Text item:

> Date: Fri, 31 Oct 97 08:30:00 PST
> From: Tat Hin Tan <[email protected]>
> To: [email protected]
> Subject: Re: [SI-LIST] : Modeling connector pin vias
>
>
> Text item:
>
> I'm not advertising for Tektronix but if u r looking for a
> software tool to extract the parasitics for connector pin vias, I do
> suggest IPA510 from Tektronix. It has powerful processing capabilities:
> it can perform a deconvolution to remove the inherent ringing in the
> step generated by the TDR, takes into account multiple reflections and
> helps generate a lumped equivalent circuit model.
>
> rgrds,
> Tan Tat Hin
> Intel Penang
> ______________________________ Reply Separator
_________________________________
> Subject: [SI-LIST] : Modeling connector pin vias
> Author: [email protected] at SMTPGATE
> Date: 10/29/97 10:26 AM
>
>
> Item Subject: cc:Mail Text
>
> I am interested in modeling vias for through-hole connector pins in a
> multilayer controlled impedance board.
>
> I have found that I get lower TDR impedances on bussed signal traces
> routed to several connectors than for a simple test trace of the same
> geometry. This is true even on a bare board with no connectors or
> other components installed.
>
> The lower impedance appears to be due to parasitic capacitance of the
> feedthroughs and associated pads and PWR/GND planes. Signal rise times
> in my application are about 1-1.5ns, so it seems reasonable to model
> the vias as an excess lumped capacitance at the connector pin nodes.
>
>
> My guess is that pin capacitance is a function of connector itself
> (which the connector manufacturer may provide a model for), as well
> PCB parameters such as thickness, number of layers (including PWR and
> GND planes), pad size and clearance to plane layers.
>
> Does anyone know of a calculation tool or formulas to get an
> equivalent lumped via/pin capacitance I can use with a transmission
> line simulator?
>
> Also does anyone have experience with the technique of clearing a
> rectangular region of metal in the PWR/GND layers around the connector
> signal pins to reduce excess capacitance? In my application, which
> uses differential signals, the increased impedance and loop area for
> common mode GND currents should be less troublesome than for single
> ended signals.
>
> Text item: External Message Header
>
> The following mail header is for administrative use
> and may be ignored unless there are problems.
>
> ***IF THERE ARE PROBLEMS SAVE THESE HEADERS***.
>
> Precedence: bulk
> Sender: [email protected]
> To: [email protected]
> Subject: [SI-LIST] : Modeling connector pin vias
> Message-Id: <H00013dd06e85b60@MHS>
> Date: Wed, 29 Oct 97 10:26:15 -0800
> X-Openmail-Hops: 1
> Received: from localhost by boi118.boi.hp.com with SMTP
> (1.37.109.20/15.5+ECS 3.4 Openmail) id AA097109683; Wed, 29 Oct 1997
10:28:
> 03 -0800
> Received: from boi118.boi.hp.com (boi118.boi.hp.com [15.56.8.42])
> by palrel3.hp.com (8.8.5/8.8.5tis) with ESMTP id KAA11512
> for <[email protected]>; Wed, 29 Oct 1997 10:28:04 -0800 (PST)
> Received: from palrel3.hp.com (palrel3.hp.com [156.153.255.219]) by
saturn.Sun.C
> OM (SMI-8.6/mail.byaddr) with ESMTP id KAA05904 for
<[email protected]>;
> Wed, 29 Oct 1997 10:28:28 -0800
> Received: from saturn.Sun.COM (saturn.EBay.Sun.COM [129.150.69.2])
> by Eng.Sun.COM (SMI-8.6/SMI-5.3) with SMTP id KAA04831
> for <[email protected]>; Wed, 29 Oct 1997 10:29:06 -0800
> From: [email protected]
> Received: from Eng.Sun.COM by silab.eng.sun.com (SMI-8.6/SMI-SVR4)
> id KAA16741; Wed, 29 Oct 1997 10:30:25 -0800
> Errors-To: [email protected]
> Received: by silab.eng.sun.com (SMI-8.6/SMI-SVR4)
> id KAA16745; Wed, 29 Oct 1997 10:30:29 -0800
> Received: from silab.eng.sun.com (silab.Eng.Sun.COM [129.146.121.121])
> by Eng.Sun.COM (SMI-8.6/SMI-5.3) with SMTP id KAA22432;
> Wed, 29 Oct 1997 10:39:47 -0800
> Received: from Eng.Sun.COM ([129.146.1.25]) by mercury.Sun.COM
(SMI-8.6/mail.bya
> ddr) with SMTP id KAA08438; Wed, 29 Oct 1997 10:46:53 -0800
> Received: from mercury.Sun.COM (mercury.Sun.COM [192.9.25.1])
> by thalia.fm.intel.com (8.8.6/8.8.5) with SMTP id KAA24493;
> Wed, 29 Oct 1997 10:51:27 -0800 (PST)
> Received: from thalia.fm.intel.com (thalia.fm.intel.com [132.233.247.11]) by
fmm
> ail.fm.intel.com (8.8.5/8.7.3) with ESMTP id KAA17040; Wed, 29 Oct 1997
10:51:10
> -0800 (PST)
> Return-Path: [email protected]

Text item: External Message Header

The following mail header is for administrative use
and may be ignored unless there are problems.

***IF THERE ARE PROBLEMS SAVE THESE HEADERS***.

X-Mailer: dtmail 1.2.0 CDE Version 1.2_36 SunOS 5.6 sun4u sparc
Content-MD5: hi8rsxAOCZWsBidgvJZdVQ==
Content-Type: TEXT/plain; charset=us-ascii
MIME-Version: 1.0
To: [email protected]
Subject: Re: [SI-LIST] : Modeling connector pin vias
Reply-To: Ray Anderson <[email protected]>
From: Ray Anderson <[email protected]>
Date: Fri, 31 Oct 1997 08:13:17 -0800 (PST)
Message-Id: <[email protected]>
Received: from radium by radium.eng.sun.com (SMI-8.6/SMI-SVR4)
id IAA13143; Fri, 31 Oct 1997 08:13:17 -0800
Received: from radium.eng.sun.com by hsmpka.eng.sun.com (SMI-8.6/SMI-SVR4)
id IAA07468; Fri, 31 Oct 1997 08:13:17 -0800
Received: from hsmpka.eng.sun.com (hsmpka-123.Eng.Sun.COM [129.146.123.47])
by Eng.Sun.COM (SMI-8.6/SMI-5.3) with SMTP id IAA14871
for <[email protected]>; Fri, 31 Oct 1997 08:13:19 -0800
Received: from Eng.Sun.COM ([129.146.1.25]) by mercury.Sun.COM (SMI-8.6/mail.bya
ddr) with SMTP id IAA05032 for <[email protected]>; Fri, 31 Oct 1997
08:20:44 -0800
Received: from mercury.Sun.COM (mercury.Sun.COM [192.9.25.1])
by thalia.fm.intel.com (8.8.6/8.8.5) with SMTP id IAA12464
for <[email protected]>; Fri, 31 Oct 1997 08:20:01 -0800 (PST)
Received: from thalia.fm.intel.com (thalia.fm.intel.com [132.233.247.11]) by fmm
ail.fm.intel.com (8.8.5/8.7.3) with ESMTP id IAA12112 for <[email protected]
ntel.com>; Fri, 31 Oct 1997 08:19:41 -0800 (PST)
Return-Path: [email protected]