Your questions are addressing issues that is the bread and butter of every
signal integrity engineer. There are lot of books out there which address these
issues, including my good old favorite, the Motorola ECL Design Handbook.
Everything you say in your EMAIL makes sense.
The impedance will vary with distance to GND plane, but ~50~75 Ohms are in the
range of numbers I have seen.
If possible avoid changing layers.
Chain topology is better than having stubs.
Parallel terminations do draw DC current which normal buffers are not designed
to do, so your Vol and Voh might be "loaded" depending on which supply you are
using for your termination.
5 ns rise/fall times are more forgiving than 1 ns, but to decide what you can do
you need to know the length of the trace also. This goes for the length of the
stubs as well. With slower rise/fall times you can generally have longer stubs.
The best, however, is not having stubs at all...
There are no short, clear answers to these questions. Most often you need to
run a lot of simulations and learn from the simulation results... Most of the
questions you are asking can be answered by parameterized Monte Carlo type
simulations and plotting the results in a statistical manner. This is how most
of us figure out the best solutions and the design space for a given design,
topology, loading condition, etc...
Subject: Time:3:44 =
OFFICE MEMO SI- Termination Comments Wanted =
I am currently working on a mid-speed (<50MHz) digital circuit pack and =
would like to proper terminate some long lines(up to 15 inches). It =
consists of CPU, DSP, SRAM, Flash etc. I am approaching the problem by =
using Daisy-Chained tracks and AC terminations. There are some findings =
that I would like your comments:
1. When using uncontrolled-impedance FR4 PCB, based on my calculation on =
a 6 layer board, the micro-strip (8 mil) Z0 is about 75 Ohm and the =
micro-strip Z0 is about 45 Ohm. That means a mismatch every time I =
switch layers. Does anyone has experience on this? Does it matter for 5 =
ns rise time? How about 1ns rise time?
2. My EDA simulation package showed that after termination, my signals =
do not look much cleaner. In fact, it look worse and seems to be loaded =
down (Vpeak is about 3.5-4V instead of 5V). Does this make sense?
3. At want point could I use T instead of Daisy-Chain so that the stub =
look like capacitance, no transmission lines? A lot of time daisy chain =
line is longer than a treed line.
All comments on this matter are welcome.
Hardware Design Engineer
Nortel, Wireless Development Center, Calgary
Text item: External Message Header
The following mail header is for administrative use
and may be ignored unless there are problems.
***IF THERE ARE PROBLEMS SAVE THESE HEADERS***.
Content-Type: text/plain; charset="US-ASCII"; Name="Message Body"
X-Mailer: Mail*Link SMTP-QM 3.0.2
To: Signal Intergity Group <si-list@silab.Eng.Sun.COM>
Subject: SI- Termination Comments Wa
From: Norman Wong <Norman.Wong.email@example.com>
Date: 19 Apr 1996 16:55:25 -0400
Received: from nmiss1.miss.nt.com by nrchh57.rich1.nt.com
with SMTP (184.108.40.206/16.2) id AA20117;
Fri, 19 Apr 1996 18:59:29 -0400
Received: from nrchh57.rich1.nt.com by corpgate.rich.nt.com with SMTP (PP);
Fri, 19 Apr 1996 23:00:58 +0000
Received: by mercury.Sun.COM (Sun.COM)
id QAA24703; Fri, 19 Apr 1996 16:01:49 -0700
Received: from mercury.Sun.COM (mercury.EBay.Sun.COM) by Eng.Sun.COM (5.x/SMI-5.
id AA28887; Fri, 19 Apr 1996 16:01:55 -0700
Received: from Eng.Sun.COM (engmail1) by silab.Eng.Sun.COM (4.1/SMI-4.1)
id AA06204; Fri, 19 Apr 96 16:02:28 PDT
Received: from silab.Eng.Sun.COM (silab-188.Eng.Sun.COM) by Eng.Sun.COM (5.x/SMI
id AA22066; Fri, 19 Apr 1996 16:03:36 -0700
Received: by mercury.Sun.COM (Sun.COM)
id QAA25331; Fri, 19 Apr 1996 16:03:46 -0700
Received: from mercury.Sun.COM by marceau.fm.intel.com (8.7.4/10.0i); Sat, 20 Ap
r 1996 11:17:22 GMT
Received: from marceau.fm.intel.com by fmmail.fm.intel.com with smtp
(Smail220.127.116.11 #2) id m0uAadY-000rHrC; Sat, 20 Apr 96 04:15 PDT