Re: component overstress

Arthur Collard (artc@lobsang.sps.mot.com)
Mon, 11 Mar 96 16:28:17 CST

Greg is correct about the power/ground pads toasted being a latchup
mechanism. The parasitic SCR is formed at the pin circuitry by the
CMOS layout. There are design rules to protect from this occuring
however the immunity vs. layout area tradeoff is of concern also. The
key here is that the pin is the entry point where the current flows
into the SCR to trigger the latch. This will occur when the product of
the parasitic NPN and PNP beta (open loop gain) is > or = 1. Latch-up
begins at one location and spreads drastically to several other
locations across die. Once the SCR is triggered the currents flow directly
from Power to Ground and cannot be stopped unless the chip is powered
down. By this time the chip has been overstressed and most likely damaged.
The damage occurs when the metal/silicon contact resistance drops (due
to aloying) to the point that the internal power metal evaporates (opens).
The SCR is a current triggered device so the assumption that several
drivers on on pin maybe correct but voltage overshoot must occur to foward
bias a pn junction.

Hope this helps

Regards

AC

--------------------------------------------------------------------------
| M O T O R O L A - Advanced Microcontroller Division (AMCU) |
| ------------------------------------------------------------------------ |
| Art Collard Modular Circuit Design email: artc@amcu-tx.sps.mot.com|
| ------------------------------------------------------------------------ |
| Mail Drop: OE320 |
| Motorola - Advanced Microcontroller Division |
| 6501 William Cannon Drive West, Austin, Texas 78735-8598 |
| Tel: (512)891-8651 Fax: (512)891-3348 Pager: (512)933-7333 pgr# 89-8651|
| Disclaimer: My opinions may not reflect those of my kind employers. |
--------------------------------------------------------------------------