[SI-LIST] : SI Engineer Opportunity at Huawei--Shenzhen,China

Rachild Chen ([email protected])
Tue, 19 Oct 1999 20:59:23 +0800

This is a multi-part message in MIME format.
Content-Type: text/plain; charset=x-user-defined
Content-Transfer-Encoding: quoted-printable
X-MIME-Autoconverted: from 8bit to quoted-printable by engmail4.Eng.Sun.COM id GAA11147

Dear Sirs,

Huawei is a telecommunications company.If you are interesting our
company,you can know it by
internet address: http://www.huawei.com.cn .Now we need SI engineers.If
you like to work in
China and have the practices in SI,please contact with me and email your
The work place is in Shenzhen by the sea and have a good environment and
a modern city.

Be a major contributor within a signal integrity design team.=A0 Work wit=
minimal technical
supervision to define/diagnose/solve complex signal integrity problems
(system clocking,
interconnect design, transmission line termination techniques, timing,
distribution and decoupling, ASIC I/O cell selection, ASIC package and
pinout selection,
connector selection and pinout definition, parasitic minimization,
etc.). Provide technical
leadership to more junior members of the team.=A0 Lead projects as well a=
participate on
project teams as an individual contributor.
4~5years ( or more preferred) experience in the field of signal
integrity and analog issues related to high speed digital printed
circuit board design.=A0 Candidate should have hands on experience with
modeling and simulating with SPICE (HSPICE preferred) and
SpectraQuest(Cadence).=A0 Experience with electromagnetic field solvers
(such as Ansoft or Greenfield) and high speed board routers is also
desirable. Experience with static timing verifiers=A0 is desirable.
Also, experience with Cadence Allegro and/or CCT PCB layout routers is a
plus.=A0 Candidate should also be familiar with high speed board test pla=
generation and test measurement techniques (e.g., measurecrosstalk,
impedance, simultaneous switching effects, ...)=A0 Experience with
designing high speed digital buses (100MHz+) and knowledge of numerous
logic families (GTL+, LVDS, PECL, etc).=A0 Experience with designing cloc=
generation and distribution networks (including knowledge of techniques
to quantify and reduce clock skew and jitter) is also a major plus.
Knowledge of controlled impedance printed circuit board design and

We can provide a good work environment and a good treatment.



Content-Type: text/x-vcard; charset=x-user-defined; name="vcard.vcf"
Content-Description: Card for Rachild Chen
Content-Disposition: attachment; filename="vcard.vcf"
Content-Transfer-Encoding: 7bit

begin: vcard
fn: Rachild Chen
n: Chen;Rachild
org: Huawei Technologies Co.,Ltd
email;internet: [email protected]
x-mozilla-cpt: ;0
x-mozilla-html: FALSE
version: 2.1
end: vcard


**** To unsubscribe from si-list: send e-mail to [email protected] In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****