[SI-LIST] : micro BGA SI vrs PCB consideration

Ilan Adar (ilan.adar@seabridge.co.il)
Thu, 14 Oct 1999 14:02:18 +0200

This message is in MIME format. Since your mail reader does not understand
this format, some or all of this message may not be legible.

------_=_NextPart_001_01BF163B.F6C034B0
Content-Type: text/plain;
charset="iso-8859-8"

hallo

We run into some problems when using micro BGA.

We used PTH vias between the micro BGA pads and this leads us to
low yield in the manufacturing .

the PCB people tell us that we must use micro via technology, but this
requires us
to change the PCB stack to :
CS
SIG
SIG
GND
..
..
..
..

can I use such a stackup ? or is there a mother solution to micro BGA PCB
layout.

thanks very much

Ilan Adar
Ilan.adar@seabridge.co.il <mailto:Ilan.adar@seabridge.co.il>
tel 972-9-7751239
Fax 972-9-7751212

------_=_NextPart_001_01BF163B.F6C034B0
Content-Type: text/html;
charset="iso-8859-8"

<!DOCTYPE HTML PUBLIC "-//W3C//DTD W3 HTML//EN">

hallo
 
We run into some problems when using micro BGA.
 
We used PTH vias between the micro BGA pads and this leads us to
 low yield  in the manufacturing .
 
the PCB people tell us that we must use micro via technology, but this requires us
to change the PCB stack to :
CS
SIG
SIG
GND
..
..
..
..
 
can I use such a stackup ? or is there a mother solution to micro BGA PCB layout.
 
thanks very much
 
Ilan Adar
Ilan.adar@seabridge.co.il
tel         972-9-7751239
Fax       972-9-7751212
------_=_NextPart_001_01BF163B.F6C034B0-- **** To unsubscribe from si-list: send e-mail to majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****