[SI-LIST] : The overshoot and undershoot criteria in PCI spec.

=?big5?B?Sm9obiBMaW4gKKpMtMK31yk=?= (John@quantatw.com)
Tue, 12 Oct 1999 16:35:20 +0800

This message is in MIME format. Since your mail reader does not understand
this format, some or all of this message may not be legible.

------_=_NextPart_001_01BF148C.C8436460
Content-Type: text/plain;
charset="big5"

Dear all SI Experts,

What are the overshoot and undershoot criteria for PCI 5V and 3.3V
environment?
Based on PCI spec. rev. 2.2, 4.2.2.3 Section, Maximum AC Ratings and Device
Protection,
for 3.3V PCI, the criteria seems to be 7.1V for overshoot and -3.5V for
undershoot.

For 5V PCI, 11V is for overshoot and -5.5V is for undershoot.

I wonder that such big overshoot and undershoot voltages will affect the
reliability of chips even the voltages are within the spec.

Your comments are appreciated.

Best Regards,
John Lin
SI Engineer
Quanta Computer Inc.


------_=_NextPart_001_01BF148C.C8436460
Content-Type: text/html;
charset="big5"
Content-Transfer-Encoding: quoted-printable

<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
The overshoot and undershoot criteria in PCI spec.

Dear all SI Experts,

What are the overshoot and undershoot criteria for = PCI 5V and 3.3V environment?
Based on PCI spec. rev. 2.2, 4.2.2.3 Section,  = Maximum AC Ratings and Device Protection,
for 3.3V PCI, the criteria seems to be 7.1V for = overshoot and -3.5V for undershoot.

For 5V PCI, 11V is for overshoot and -5.5V is for = undershoot.

I wonder that such big overshoot and undershoot = voltages will affect the reliability of chips even the voltages = are  within the spec.

Your comments are appreciated.

Best Regards,
John Lin
SI Engineer
Quanta Computer Inc.

 

------_=_NextPart_001_01BF148C.C8436460--

**** To unsubscribe from si-list: send e-mail to majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****