[mailto:firstname.lastname@example.org]On Behalf Of HaroldLSJ@aol.com
Sent: Sunday, October 10, 1999 2:26 AM
To: email@example.com; Alex.Theodorou@abq.sc.philips.com
Subject: Re: [SI-LIST] : Clock Skew Measurements
If you need to measure 35 picoseconds or less of skew then contact
They have a tester that will directly measure your problem. Check
www.wavecrest.com for further details and info. I have used their equipment
and it is very accuarate.
Scientist & Consultant
Begin Included Message:
> Subj: [SI-LIST] : Clock Skew Measurements
> Date: 10/8/1999 6:39:19 PM Central Daylight Time
> From: Alex.Theodorou@abq.sc.philips.com (alext)
> Sender: firstname.lastname@example.org
> Reply-to: email@example.com
> To: firstname.lastname@example.org
> Hi SI Gurus,
> Anybody out there have any ideas on how to do production
> testing of clock output skew (output pin to output pin)
> on a clock distribution chip?
> I've got 2 different chips.
> The first chip has 1 PECL input and 10 PECL outputs.
> The maximum input frequency is 1.5 GHz, and the
> maximum clock output skew is spec'd at 35ps.
> The second chip is a lot like the first except that it's
> got an LVDS input and LVDS outputs. The specs on this one
> are 800 MHZ max input frequency and the maximum clock output
> skew is spec'd at 35ps.
> I'm somewhat constrained by the capabilities of my tester
> (Credence Vista Logic). Maybe I need to use some indirect
> technique with active circuitry on the load-board?.
> Thanks in advance for your suggestions.
> Alex Theodorou
End Included Message.
**** To unsubscribe from si-list: send e-mail to
email@example.com. In the BODY of message put: UNSUBSCRIBE
si-list, for more help, put HELP. si-list archives are accessible at
**** To unsubscribe from si-list: send e-mail to firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****