Does Phillips offer an LVDS clock buffer? If so,
can you point me to a datasheet? I might be interested
in designing in this part.
Thanks
Dave
> Date: Fri, 08 Oct 1999 17:28:13 -0600
> From: alext <[email protected]>
> MIME-Version: 1.0
> To: [email protected]
> Subject: [SI-LIST] : Clock Skew Measurements
> Content-Transfer-Encoding: 7bit
>
> 10-8-99
>
> Hi SI Gurus,
>
> Anybody out there have any ideas on how to do production
> testing of clock output skew (output pin to output pin)
> on a clock distribution chip?
>
> I've got 2 different chips.
>
> The first chip has 1 PECL input and 10 PECL outputs.
> The maximum input frequency is 1.5 GHz, and the
> maximum clock output skew is spec'd at 35ps.
>
> The second chip is a lot like the first except that it's
> got an LVDS input and LVDS outputs. The specs on this one
> are 800 MHZ max input frequency and the maximum clock output
> skew is spec'd at 35ps.
>
> I'm somewhat constrained by the capabilities of my tester
> (Credence Vista Logic). Maybe I need to use some indirect
> technique with active circuitry on the load-board?.
>
> Thanks in advance for your suggestions.
>
> Regards,
>
> Alex Theodorou
>
> **** To unsubscribe from si-list: send e-mail to [email protected].
In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****
>
Dave Chengson Juniper Networks www.juniper.net
[email protected] W: (650) 526-7989 FAX 650 526-8001
**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****