Re: [SI-LIST] : RE: Another decoupling question

D. C. Sessions ([email protected])
Mon, 20 Sep 1999 10:39:52 -0700

Messages sorted by: [ date ][ thread ][ subject ][ author ]
Next message: Greim, Michael: "[SI-LIST] : High signal density controlled impedance connectors"
Previous message: D. C. Sessions: "Re: [SI-LIST] : RE: Another decoupling question"

"Volk, Andrew M" wrote:
>
> "D.C. Sessions" wrote:
>
> >On-chip decoupling isn't so much expensive in die area (because die
> >area is generally interconnect-dominated) but it does impact on yield
> >because of the increase in gate-oxide area where a gate failure can
> >cause a supply short.
>
> Oh, I disagree. If the chip is at all I/O pad limited, inclusion of power
> decoupling in the I/O ring is very expensive in die area. Core capacitance
> may not be available to the I/O if they run at different voltages.
> Capacitance located in the core area is not available to the I/O ring,
> because of the interconnect densities you mentioned or is much less
> effective due to the longer interconnect.

Ah! I agree that providing I/O bypass capacitance on-chip is hideously
expensive, due in equal part to the huge amount of charge storage needed
and to the limited benefit it provides (essentially it allows the use of
both supply and ground wires to supply SSO transients instead of just one
or the other.)

IMHO the best bet for minimizing SSO transients is to use balanced codes
such as 8b/10b so that there isn't any substantial common-mode current.
Actually saves pins and cuts jitter too.

> -----Original Message-----
> From: D. C. Sessions [mailto:[email protected]]
> Sent: Monday, September 20, 1999 9:08 AM
> To: [email protected]
> Subject: Re: [SI-LIST] : RE: Another decoupling question
>
> "Volk, Andrew M" wrote:
> >
> > Chris -
> >
> > I agree the best capacitance is on-die. It is expensive in die area, but
> > becoming more and more essential as edge rates and speeds increase.
> > However, there exist devices already without such provisions and I was
> still
> > wondering whether capacitors can be placed under BGA packages to help
> > existing power decoupling problems. Is it cost effective and
> > manufacturable?
>
> > -----Original Message-----
> > From: Chris Cheng [mailto:[email protected]]
> > Sent: Friday, September 17, 1999 1:52 PM
> > To: [email protected]
> > Subject: RE: [SI-LIST] : RE: Another decoupling question
> >
> > for ~10nf, you are better of putting it insider the die. (yes, on
> > die decouping)
> > chris

-- D. C. Sessions [email protected]

**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****

Next message: Greim, Michael: "[SI-LIST] : High signal density controlled impedance connectors"
Previous message: D. C. Sessions: "Re: [SI-LIST] : RE: Another decoupling question"