Has anyone out there designed with this chip using optical trans-
mission. If so, what was your optical transceiver and what sigint
issues did you encounter.
Any thoughts, experience, etc on 2.5 Gb/s logic? I can keep
things pretty darn tight, however, due to height restrictions on the
card, the components must be on the same side of the logic card
which forces the traces to cross over each other. The traces can be
in the inner layers but I am concerned about parasitic capacitance
associated with the addition of a via. The worst case voltage swing
is 2V in 160 pS. Whaddya think? Any thoughts on via structure?
The interface circuit will be 50 ohms. The optical transceiver is through
hole while the 2.5 Gb/s transceiver is SMT (80 pin TQFP). Interconnection
with the via should be under 1" for each trace.
Any preference on optical transceivers. This is a short haul application.
**** To unsubscribe from si-list: send e-mail to firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****