Check out the following web site from University of Missouri-Rolla.
They have sponsored an industry consortium over the past 3 years developing
EMI Expert System algorithms that are intended to do just what you ask.
Some of their software partners have products out that implement these
Dr. Jim Knighten e-mail: Jim.Knighten@SanDiegoCA.NCR.com
Senior Consulting Engineer
17095 Via del Campo
San Diego, CA 92127 http://www.ncr.com <http://www.ncr.com>
***** Notice the Area Code change from 619 *****
From: Ron Miller [mailto:rmiller@Brocade.COM]
Sent: Thursday, September 02, 1999 10:18 AM
Subject: [SI-LIST] : Automatic/Semi-automatic design
check of PCB layout database for crosstalk/SI violations.
What technique or tools are being used for checking a new
PCB layout database for simple
mistakes, like excess crosstalk or "BIG" impedance
mismatches before releasing a PCB
My focus is the housekeeping signals and lower speed busses,
that we usually neglect but which
can still bite us in the posterior, causing a new spin of
artwork and FAB.
Requirements in order of importance:
1. Compatibility with PCB databases like Allegro/Cadence
2. Simple to use, little or no training
3. Cost of acquiring
4. Speed of processing
If there is not such a product someone needs to get busy.
**** To unsubscribe from si-list: send e-mail to
email@example.com. In the BODY of message put: UNSUBSCRIBE
si-list, for more help, put HELP. si-list archives are accessible at
**** To unsubscribe from si-list: send e-mail to firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****