Responsibilities/Skill:
WPG Simulation architecture department is seeking a Sr. Simulation
Engineer to join the group developing effective simulation process of
state-of-the-art high-speed IA32 and IA64 system for the Workstation
marketplace. The successful candidate will interface between the chip
designers, board design Engineers and power Engineers. Responsibilities will
include simultaneous switching noise analysis, power distribution frequency
domain and timing domain analysis, circuit analysis and 3D signal integrity
analysis. Duties will include giving solution of power and ground noise
reduction and recommendation of electronic packages and decoupling
capacitors. The candidate will also develop and drive correlation studies
and measurements to validate simulations. The candidate is expected to
contribute in the areas of model verification and I/O buffer selection and
have solid technical background in design of high-speed systems including
transmission line and electromagnetic field analysis and has leadership
skills to guide a small team through challenging assignments. BS/MS in
electrical engineering, computer engineering, or similar field and 3 to 5+
years of relevant experience typically required.
If you are interested in this position, please send your resume to
[email protected].
**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****