Power and ground pins should be located throughout the pinfield. If they
are far from signal pins, the loop between the signal pin and ground (or
signal pin and power) becomes larger so the inductance of the loop is more.
Usually you want to minimize the inductance.
When power and ground pins are all put in the corners, or just the inner
rows or outer rows (of a big pinfield), or all grouped together and away
from big groups of signal pins, it can make the SI characteristics worse.
**** To unsubscribe from si-list: send e-mail to email@example.com. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****