What is the best solution for bypassing 100MHz SDRAMs and Syncburst
SRAM? Is it useful to place a bypass cap at VDD/VDDQ pin along with a
10uF bulk capacitor near every chip or is this defeating the purpose?
I am currently investigating the low inductance line of bypass caps with
reverse aspect ratio from AVX.
**** To unsubscribe from si-list: send e-mail to firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****