Re: [SI-LIST] : Some Semiconductors are Unnecessarily Fast

Aubrey Keith Sparkman (asparky@SparkRight-Solutions.com)
Mon, 12 Jul 1999 18:54:36 -0500

Roy,
Most who understand die shrinks understand why edge rates increase. And like yourself, most do not think that semiconductor manufactures are intentionally making our jobs harder. And certainly I agree with you on who the
winning team will be.

But how does that support your contention "that increased edge rates as a consequence of semiconductor die shrinkage, not application need, is the opposite of job security for SI engineers." It seems to me that this causes
greater need for SI engineers. Where did I miss the boat?

Regards,
Aubrey Sparkman

Roy Leventhal wrote:

> Bob,
>
> It is exactly my contention that increased edge rates as a consequence of
> semiconductor die shrinkage, not application need, is the opposite of job
> security for SI engineers.
>
> I am certain that semiconductor manufactures are not intentionally making my job
> harder.
>
> But, the winners in this game will be a team consisting of semiconductor
> manufacturer plus circuit designer who get the neatest, lowest cost widgets to
> market fastest and without fuss.
>
> Best Regards,
>
> Roy
>
> Robert Tsai <rvfm80@email.sps.mot.com> on 07/12/99 04:24:02 PM
>
> Please respond to si-list@silab.eng.sun.com
>
> Sent by: Robert Tsai <rvfm80@email.sps.mot.com>
>
> To: si-list@silab.eng.sun.com
> cc: (Roy Leventhal/MW/US/3Com)
> Subject: Re: [SI-LIST] : Some Semiconductors are Unnecessarily Fast
>
> Roy Leventhal wrote:
>
> > Several recent threads have commented that few nets on a board used to be a
> > signal integrity challenge in the past and now almost all are.
> >
> > What we are seeing are a number of instances where the semiconductor companies
> > are producing parts with edge rates way faster than the clock and application
> > calls for. Parts with 500ps rise times or less and clock periods of 100ns or
> > more. SI engineers are seeing more demand for their skills what with shrinking
> > geometries and lack of (care? concern?) edge rate control on drivers.
> >
> > But, this is "make work" and is not the road to world class competitiveness
> for
> > our companies. There are enough real world signal integrity problems for us to
> > tackle without any "help" of this sort from the semiconductor manufactures.
> >
> > Roy Leventhal
> >
> > **** To unsubscribe from si-list: send e-mail to majordomo@silab.eng.sun.com.
> In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP.
> si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****
>
> Hi Roy,
>
> As many of you already know that the edge rate is directly related to the
> channel length of the drivers. When the semiconductor technology shrinks its
> feature sizes from 0.5 to 0.35 to 0.18 um the edge rate goes up accordingly.
> Unless special designs are implemented to intentionly slow down the edge rate,
> the edge rate will keep going up. We are not making everybody's life tough
> purposely.
>
> Think positively, this is job security for all of you.
>
> Robert Tsai
>
> **** To unsubscribe from si-list: send e-mail to majordomo@silab.eng.sun.com. In
> the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list
> archives are accessible at http://www.qsl.net/wb6tpu/si-list ****
>
> **** To unsubscribe from si-list: send e-mail to majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****

**** To unsubscribe from si-list: send e-mail to majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****