You make a good point. In theory, one could "get by"
with edge rates that are one-half the cycle time and this would
allow one to utilize the cheapest packaging. However theory is
often not that close to reality due to other factors. These include
clock skew, setup and hold time uncertainty, coupled noises,
package and interconnect delays, and mismatches between switching
thresholds. With all of these factors increasing the timing
uncertainty, one would want a faster edge rate to decrease
latency and to desensitize switch points due to threshold
One more example is one that we just faced. It turns out that we
were trying to slow down the edge rate into a full-swing buffer. Now
with CMOS, there is some gain from your pre-drive stage to the last
stage. So we have to delay the pre-drive stage edge rate much
more than the final stage edge rate. So if we wanted a 1ns edge,
for example, we introduce another 1-2ns latency into the predrive
stage. The more latency you have, the more you need to limit
your packaging and net topology to meet timing.
With all that said, I suspect the semiconductor companies
are in a situation where they can't please everybody. If they
slowed the edges down, then some users would complain about the
additional latency. However, it certainly seems that, for your
example, one could slow down a 500ps edge rate significantly for
On Jul 12, 3:21pm, Roy Leventhal wrote:
> Subject: [SI-LIST] : Some Semiconductors are Unnecessarily Fast
> Several recent threads have commented that few nets on a board used to be a
> signal integrity challenge in the past and now almost all are.
> What we are seeing are a number of instances where the semiconductor
> are producing parts with edge rates way faster than the clock and application
> calls for. Parts with 500ps rise times or less and clock periods of 100ns or
> more. SI engineers are seeing more demand for their skills what with
> geometries and lack of (care? concern?) edge rate control on drivers.
> But, this is "make work" and is not the road to world class competitiveness
> our companies. There are enough real world signal integrity problems for us
> tackle without any "help" of this sort from the semiconductor manufactures.
> Roy Leventhal
> **** To unsubscribe from si-list: send e-mail to firstname.lastname@example.org.
In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****
>-- End of excerpt from Roy Leventhal
-- _______________________________________________________________ Mike Degerstrom Email: email@example.com Mayo Clinic 200 1st Street SW Gugg. Bldg. RM 1042A Phone: (507) 284-3292 Rochester, MN 55905 FAX: (507) 284-9171 WWW: http://www.mayo.edu/sppdg/sppdg_home_page.html _______________________________________________________________
**** To unsubscribe from si-list: send e-mail to firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****