Dont know if this info. is of great help.
I am a full custom design guy, and we simulate cyc-cyc jitter for our par=
ts.
We have had success in correlating c-c jitter to silicon performance.
We know it is important to model the following accurately.
(Consider them in the same order of high to low priority)
Package/pin model
Power/ Ground Bussing on the chip (especially those that go to the IOs) -=
both R and C
(The Bussing plan itself is a big contributor : eg. CPU and PCI on the sa=
me bus could be a jeopardy)
The Clock input Slew rate at the input of IO Driver (including the predri=
ver, prepredriver etc)
The process corner of course.
Substrate model (an empirical model was used; elaborate models would cons=
ume time )
I am not sure what the Motorola model models. I would first try building =
the Motorola chip
model by representing all the IOs, then connect them up to the VCC/VSS as=
the pinout shows
(best guess). Then apply a regular clocks at the inputs to these IOs. I w=
ould expect that this itself should
show up some jitter at the output signals .(Dont forget to put the correc=
t loads on the pins).
Regards
Krishnan
Shubin Liu wrote:
> Dear lists,
> Because I need to predict the jitter of MC100ELT22 before I decide =
to apply it as a translator of clock signal . I haved downloaded the SPIC=
E model of the part ( which is in Motorola's application note : AN1596 ) =
, but I do not know how to add a stochastic jitter to a clock signal and =
how to simulate the jitter of the part with the MicroSim PSPICE . So I wo=
nder if anyone can give me some advice on whether I can make a simulation=
of jitter using the part's SPICE model , and , if it can work , how to d=
o it ?
>
> Thanks in advance for any help
>
> ------------------------------------------------------------------
> ----------------------------- Shubin Liu
> _/_/_/_/ _/_/_/_/ _/ Fast Electronics Laboratory
> _/ _/ _/ Dept. of Modern Physics of USTC
> _/_/_/ _/_/_/ _/ P.O.Box 4
> _/ _/ _/ Road Huangshan
> _/ _/_/_/_/ _/_/_/_/ University of Science&Technology
> of China
> Fast Electronics Laboratory Heifei, Anhui, P.R.China, 230027
> ----------------------------- Tel: 0551-3601273----3031
> -------------------------------- E-Mail: [email protected]
> LAB Phone: 0551-3603114 [email protected]
> URL: http://www.felab.ustc.edu.cn [email protected]
> ------------------------------------------------------------------
> N<=A7=B2=E6=ECr=B8>y=FA=E8s=C8=A5S=CBlzw^?=A8=A5=B6?s?S=DD=A2j,SV>zx,=BA=
w(~?=ED?=E0N
> S=1F?=EB,j=07=A9=BA=D5
> I@R =12=01=12=C8=A5S=CB_=A2=B9=A8=AD=E8^-sn=B4q>=C8=A5S=CBZ=AD=C8b=BD=
=EB=1A=AD=E6?q=EB,?=B9^j=D8m=B6Y=FF=C3*=B2Y=DE=B7=FC=1B=EA=DAn=FE=C8=A5is=
t=3D
**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****