[SI-LIST] : low jitter PLL ?

john lipsius (jlipsius@cyras.com)
Wed, 02 Jun 1999 21:03:34 -0700

All,

Does anyone know of a low-jitter PLL commercially
available for 78MHz clock buffering/noise-filtering
application?

For distribution on a pcb.

The intrinsic jitter generated should be in the 20ps RMS range,
if possible.

--
Thanks,
John Lipsius
Member Technical Staff
Cyras Systems, Inc.
46832 Lakeview Blvd.
Fremont, CA 94538
510-623-6631

**** To unsubscribe from si-list: send e-mail to majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****