I read the posts on the use of IBIS Cref, Rref, et al, last week with considerable interest. While I saw a lot of discussion around the model parameters themselves (and whether or not they are present in a given model), I didn't see much discussion of how the buffer delay (AKA TIME_TO_VM) fits into the larger scheme of things - namely, the flight times from SI analysis system clock cycle budget.
So, knowing how confusing the subject can be to newcomers (I remember how long it took me to understand it), I took a stab at writing it up. I based this on bits and pieces of presentations I'd already put together, added some new stuff specific to buffer delay, and then added notes. The result is a Powerpoint '97 file, where you can view or print the "notes" pages to see the explanatory text.
The SI-reflector won't post a message longer than 60K bytes, so I can't attach the .zip file (300K). I have uploaded the file to the Cadence ftp server:
for those of your who may care to download it and read it. You comments and suggestions for improvements are appreciated, which I will incorporate as time permits.
As always, YMMV, HTH, HAND (my favorites from last week).
</bold></excerpt> <bold>Todd Westerhoff
</bold><color><param>0000,0000,ffff</param> Technical Marketing
Director | High Speed Systems Design | Performance Engineering
</color><color><param>ffff,0000,0000</param> Cadence Design Systems |
270 Billerica Road | Chelmsford, MA 01824
ph: (978) 262-6327
fx: (978) 446-6798
internal information website: http://www-ma.cadence.com/~toddw
**** To unsubscribe from si-list: send e-mail to email@example.com. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****