Timing analysis is a key part of all SI simulations.
These test load must match the datasheet specified loads. Datasheet numbers
are what the vendors are guranteeing.
Cisco Systems, Inc
> To summarize, test load and test fixture parameters are not
> equivalent. When Vmeas, Vref, Rref, and Cref are accurately specified
> for a driver model, consistent with the datasheet, then they represent
> valuable information which can facilitate the timing synchronization
> runs and hence enhance the overall efficiency of a SI simulation. Test
> load circuits are not needed for receiver models.
> Your comments regarding this topic are highly appreciated.
**** To unsubscribe from si-list: send e-mail to firstname.lastname@example.org. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****