I wonder if someone can briefly illustrate the pros and cons of using
Active low signals versus Active High signals.
- Form both views: a chip design and a board level design
- From the Drivers technology selection.
- From a Connection view:
(a) in case of a piont to point connection.
(b) multi-node connection.
Thx.
Kassem M. Abdallah
HW Engineer
EMC Corp. Hopkinton, MA
*The Storage Architects*
**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****