Fabrizio Zanella
EMC, Hardware Engineering
[email protected]
508-435-2075, x4645
-------------
Original Text
From: "Daniel Roganti" <[email protected]>, on 3/9/99 2:57 AM:
To: smtp@Eng@EMCHOP1[<[email protected]>]
SUBJECT too long. Original SUBJECT is
Q:Via Capacitance....Re: [SI-LIST] : Pass-through vias as BGA lands (?)
---------------------- Original Message Follows ----------------------
All,
Would somebody have some info on what the average Via capacitance would
be ?
I recall using a average of 0.5pf per Via.
But now I'm dealing with a 16 Layer PCB and the Vias are 26mils.
Also, I would expect Blind Vias would have less capacitance than a
Thru-Hole Via.
I also recall about the Traces having an average Capacitance of
1.5pf/inch.
Would there be any current statistics on this ?
My margin on the Bus Loading is at a minimum.
We're using the MPC8260(Motorola) and the timing is gautanteed at only
50pf if we're expected to run at 66Mhz with 0 Waitstates.
thanks,
Daniel
**** To unsubscribe from si-list: send e-mail to [email protected]. In the BODY of message put: UNSUBSCRIBE si-list, for more help, put HELP. si-list archives are accessible at http://www.qsl.net/wb6tpu/si-list ****