[SI-LIST] : AGND & DGND stitching

About this list Date view Thread view Subject view Author view

From: Patel, Bhavesh ([email protected])
Date: Tue May 15 2001 - 18:40:37 PDT


Hi! I needed some feedback regarding the concept of stitching AGND and DGND
planes.
From some reference material that I have read:
1) AGND & DGND should be stitched at one point, this way you ensure the
return point and do not create ground loops.
Now, on a board that I have the designer stitched agnd and dgnd with
shorting bars all over the place with no constraint i.e. number and location
on top layer and bottom layer. Later, when the board was being debugged some
of the chips that had both agnd and dgnd pins were seeing a huge potential
difference which made some sections of the IC not to function properly.
My take on this is that the multiple stitching points are giving rise to
weird ground loops which create this potential difference.
What is the best approach for connecting AGND and DGND and should the
highest operating frequency on the board should play a role in the number of
stitches .
Thanks in advance
Bhavesh Patel

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:58 PDT