[SI-LIST] : clk buff/ level conv

From: Sai Prasad (sprasad@ati.com)
Date: Mon Apr 16 2001 - 14:08:20 PDT

• Next message: Stubbs, Jason: "[SI-LIST] : IBIS model gives numerous errors"
• Previous message: Abdulrahman Rafiq: "Re: [SI-LIST] : Attenuation and Delay on a PCB Trance"

Hi,

        Can any one suggest a a high speed clk buffer / Level Conv with 5V
tolerant inputs (TTL/LVTTL inputs) and with open drain output (to connect
to 2.5V/1.5V/1.2V inputs and should handle 133Mhz/250Mhz clks ). It need
not necessarily be a zero delay buffer.

thanks
Sai

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

• Next message: Stubbs, Jason: "[SI-LIST] : IBIS model gives numerous errors"
• Previous message: Abdulrahman Rafiq: "Re: [SI-LIST] : Attenuation and Delay on a PCB Trance"

This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:36 PDT