**From:** Mary (*mary@advocate.net*)

**Date:** Fri Apr 13 2001 - 15:18:33 PDT

**Next message:**Dagostino, Tom: "RE: [SI-LIST] : Diff clocks length matching"**Previous message:**Degerstrom, Michael J.: "RE: [SI-LIST] : Attenuation on a PCB trace"**In reply to:**Dagostino, Tom: "RE: [SI-LIST] : Diff clocks length matching"**Next in thread:**Dagostino, Tom: "RE: [SI-LIST] : Diff clocks length matching"

This is an interesting mathematical exercise, but it's not a valid

justification

for controlling the lengths of PCB traces to within 2 mils. As pointed out

by Scott and others, the package parasitics and impedance imbalance

will swamp a 0.3 psec delay skew.

Mary

-----Original Message-----

From: owner-si-list@silab.eng.sun.com

[mailto:owner-si-list@silab.eng.sun.com]On Behalf Of Dagostino, Tom

Sent: Thursday, April 12, 2001 1:24 PM

To: 'Scott McMorrow'; cadpro2k@dacafe.com

Cc: Sainath Nimmagadda; Signal Integrity

Subject: RE: [SI-LIST] : Diff clocks length matching

There are very common applications where much tighter timing than you

would expect is required.

For example digitizing video signals presents some interesting timing

constraints. Let's assume

there are the R, G and B signals getting to 3 10 Bit ADCs at the same

time. Each of these

converters will run at 20 MS/sec. Let's assume the worst case, a 10 MHz

sine wave input of 1 Volt

amplitude. We want to digitize all the components at the same time. In

this case the same time

will be defined as there will be no more than 1/2 bit in amplitude

difference between the three

signals due to time differences in sampling.

The math is straight forward.

signal = 1sin2Pi10^7

the slew rate is the derivative

2Pi10^^7cos2Pi10^7

evaluated at the max slope

2Pi10^7 V per sec

The amount of time it takes for this slew rate to travel 1/2 LSB of the

ADC is

1mV/2Pi10^7

or about 15.9 psec

Do the same exercise at 100 MHz input signal and you would get 1.59 psec.

That would be the

total budget for timing errors. Of that, how much do you want the board

to contribute?

Tom Dagostino

IBIS and Tau Modeling Manager

SDD

Mentor Graphics Corp.

503-685-1613

tom_dagostino@mentor.com

**** To unsubscribe from si-list or si-list-digest: send e-mail to

majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE

si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.

si-list archives are accessible at http://www.qsl.net/wb6tpu

****

**Next message:**Dagostino, Tom: "RE: [SI-LIST] : Diff clocks length matching"**Previous message:**Degerstrom, Michael J.: "RE: [SI-LIST] : Attenuation on a PCB trace"**In reply to:**Dagostino, Tom: "RE: [SI-LIST] : Diff clocks length matching"**Next in thread:**Dagostino, Tom: "RE: [SI-LIST] : Diff clocks length matching"

*
This archive was generated by hypermail 2b29
: Thu Jun 21 2001 - 10:11:35 PDT
*