[SI-LIST] : Plating Tails at High Frequencies

About this list Date view Thread view Subject view Author view

From: wayne.nunn@philips.com
Date: Mon Mar 19 2001 - 10:07:57 PST


In a PBGA substrate there are plating tails that project from the last via to ball connection to the edge of the substrate. Since there is no current flowing through these traces, inductance shouldn't be a problem at any frequency. Are there capacitive
issues at high frequencies, say above 500mHz?

Thanks,

--Wayne
-------------------------------------------------------------------------------------------------------------
Philips Semiconductors - ATO Innovation San Jose
Wayne A. Nunn
Staff Engineer

1101 McKay Drive
San Jose, Ca 95131 < Voice: 408.474.5620 Fax: 408.474.5505 >
------------------------------------------------------------------------------------------------------------

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:15 PDT