RE: [SI-LIST] : Why all reset signals are active low?

About this list Date view Thread view Subject view Author view

From: Doug McKean (dmckean@gte.net)
Date: Mon Mar 05 2001 - 07:16:26 PST


Not all are. I've worked with some
communications signals whee the error
signals which end up causing a reset
are an active high. Simply because
and active high occurs when there is
a disconnect (an open) in the wire.

But most are acive low and this is simply
explained when considering when a system
boots up. On Boot-up, if the RESET is active
high, it is a valid possibility that the
RESET signal wil be indeterminate as power
comes up. This in turn can cause the
microprocessor to go into some wild state.
Much too long ago in the dim past of
microprocessors, there was one such device
which did have an active high for RESET and
caused much havoc and redesign in the circuit
of a young engineer

It's just easier to hold the RESET line low
throughout the entire bootup sequence until
power is established, release /RESET to a
high at some predetermined time, then start
the system.

- Regards, Doug McKean

**** To unsubscribe from si-list or si-list-digest: send e-mail to
majordomo@silab.eng.sun.com. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****


About this list Date view Thread view Subject view Author view

This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:07 PDT