Re: [SI-LIST] : Plating Tails at High Frequencies

From: [email protected]
Date: Mon Mar 19 2001 - 13:19:15 PST

• Next message: GARY ROSEN: "Re: [SI-LIST] : Re: approximations for partial self inductance - WHY"
• Previous message: Doug McKean: "Re: [SI-LIST] : Re: approximations for partial self inductance - WHY"
• Maybe in reply to: [email protected]: "[SI-LIST] : Plating Tails at High Frequencies"
• Next in thread: Scott McMorrow: "Re: [SI-LIST] : Plating Tails at High Frequencies"

Stefan,

As Ozgur pointed out, plating tails are one of two manfacturing process, electroless and electroplating of the PCB. A PBGA (Plastic Ball Grid Array) is in fact a printed circuit board. We can, if cost isn't an issue, add a couple of mask steps to etch
away the plating tails.

--Wayne

-------------------------------------------------------------------------------------------------------------
Philips Semiconductors - ATO Innovation San Jose
Wayne A. Nunn
Staff Engineer

1101 McKay Drive
San Jose, Ca 95131 < Voice: 408.474.5620 Fax: 408.474.5505 >
------------------------------------------------------------------------------------------------------------

**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****

• Next message: GARY ROSEN: "Re: [SI-LIST] : Re: approximations for partial self inductance - WHY"
• Previous message: Doug McKean: "Re: [SI-LIST] : Re: approximations for partial self inductance - WHY"
• Maybe in reply to: [email protected]: "[SI-LIST] : Plating Tails at High Frequencies"
• Next in thread: Scott McMorrow: "Re: [SI-LIST] : Plating Tails at High Frequencies"

This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:15 PDT